Tanusree Kaibartta (Female, 32 Years)

Assistant Professor, IIT(ISM), Dhanbad, Jharkhand-826004, India, Email ID:kaibartta.tanusree@gmail.com, Phone No. 9471192335.

Address for communication: Type-IV, Qtr. No-20, IIT(ISM) Dhanabd-826004.

EDUCATIONAL QUALIFICATION

Doctor of Philosophy (PhD) in VLSI Testing (Pursuing)(2016 to till date)
IIT(ISM), Dhanbad, Jharkhand-826004, India
Thesis: Test strategies for VLSI designs including system on chip and 3D Integrated Circuits
Master of Science (M.E.) in Computer Science and Engineering with One Year Research Project (2010 – 2012)
Jadavpur University, India
Thesis:Extraction of Vulnerability Information for Attack Graph Generation.
CGPA: 7.75 out of 10
Bachelor of Technology (B.Tech.) in Computer Science and Engineering (Year: 2005 – 2009)
St. Thomas College of Engineering (Affiliated to WBUT)
DGPA: 8 out of 10

AWARDS & ACHIEVEMENTS

1. Qualified **West Bengal Joint Entrance Examination (WBJEE)** in 2005 conducted by **West Bengal Joint Entrance Examination Board.**

2. Qualified GATE (Graduate Aptitude Test in Engineering) in 2010.

3. Got placement in **TATA CONSULTANCY SERVICES** and worked approximately one year.

4. Qualified for the post of Assistant Professor (computer Science and Engineering) in 2013 conducted by Indian School of Mines, Dhanbad, Jharkhand-826004, India.

PROFESSIONAL EXPERIENCE

1. RESEARCH EXPERIENCE:-

- 4 years of research experience in the field of VLSI Testing.
- Participated Hands on training on Synopsis and Xilinx.

TEACHING EXPERIENCE

SI.	Course Name	Batch	Strength	Session	Remarks
No.					
1.	Digital System	B.Tech(103	2016-17	The course covers the topic of
	Testing and	8 th Sem)			design for testing that adds
	Testable Design				testability features to a hardware
					product. Assignment based on
					Verilog and HOPE fault simulator.
2.	Computer	B.Tech	150	2018-	The course is focused on C
	Programming	(1 st Sem)	(Approx.	19(Odd)	language programming.
	(Theory and)	2017-	
	Lab)			18(Even)	
				2016-	
				17(Odd)	
				2015-	
				16(Odd)	
				2014-	
				15(Even)	
				2013-	
				14(Odd)	
3.	Formal	B.Tech(24	2016-	The course offers syntactical and
	Language and	Dual)	students	17(even)	semantic aspect of formal language.
	Automata				Apart from theoretical aspect,
	Theory				additional assignment based on
					current research work was given to
					students to enhance their
					knowledge.
4.	Object Oriented	B Tech (190	2017-	The course mainly covers two
	Programming	3 rd Sem)	(approx.)	18(Odd	object oriented language C++ and
	(Theory and			2016-	Basic JAVA. In template library of
	Lab)			17(Even)	C++ and some of the advanced

1. Details of 5 years and 9 months (approx.) teaching experience.

				2015-	topics of JAVA is covered. Lab
				16(Even)	work is performed on IDE Tools
					(Netbeans and eclipse).
5.	Software	B.Tech(194	2018-19	Assignments are performed based
	Engineering	7 th Sem)	150	(Odd)	on RSA Software tool.
	(Theory and	B.Tech((Approx.	2015-	
	Lab)	5 th Sem))	16(even)	
				2014-	
				15(even)	
6.	VLSI Design	Btech Dual	18(Appr	2018-	Introduction to the concepts and
	and Testing	Degree (ox.)	19(Odd)	techniques of VLSI design,
	(Theory and	9 th Sem)			verification and testing, details of
	Lab)	M. Tech (2014-	economy, fault modeling and
		2 nd Sem)	50(Appr	15(Odd)	simulation, Automatic Test Pattern
			ox.)		Generation (ATPG), Built in self
					test etc.
7.	Digital System	B.Tech(176	2018-	The course covers the topic of
	Testing and	8 th Sem)	(Approx.	19(Even)	design for testing that adds
	Testable Design)		testability features to a hardware
					product. Assignment based on
					Verilog and HOPE fault simulator.
8.	Computer	B.Tech (2 nd	114	2018-	The course is focused on C language
	Programming	Sem)		19(Even)	programming.
	(Lab)				
9.	Database	B.Tech (8 th	28	2018-	The course is focused on Database
	Management	Sem)		19(Even)	Management System concepts,
	Systems	Minor			Theoretical aspect of database
	(Theory and				which includes (UML, ER and Class
	Lab)				Diagram, Relational Algebra,
					Relational Calculus, Indexing, Disk
					Storage) along with lab exercise on
					SQL query and Trigger on existing
					Database.

1. Details of Research Guidance M. Tech.

Sl. No.	Name of the student	Thesis title			
1.	Mr. Abhisek Kumar	Compound Yield Optimization Technique For Wafer-to-			
		Wafer 3D IC Integration.			
2.	Mr. Sashank Srivastava	Increasing Fault Coverage Efficiency in Benchmark Circuits			
		Using Design For Testability and Test Pattern Generation			
		using Cellular Automata, Genetic Algorithm, Pseudorandom			
		pattern Generation.			
3.	Mr.Kunil Kumar	Test Time Optimization for Embedded Cores using ATE			
		pattern Compression of Slice Data.			
4.	Mr. Vikas Kumar Kisku	An Efficient Test Planning for Core-based 3D stacked ICs			
		with Through Silicon Via under Power Constrains			
5.	M. Swati Kumari	Test-wrapper optimization for embedded cores in through -			
		silicon-via based three-dimensional system on chips			
6.	Mr. Rajaram Chandra	Increasing Fault coverage Efficiency in Benchmark Circuits			
	Shaw	using Pseudorandom Test Generation by Cellular Automata			
		and Genetic Algorithms.			
7.	Mr. Ashish Gupta	Dynamic Thermal-Adaptive Routing for Network –On-Chip.			
8.	Ms. Jayshree Beriha	Optimization of test architecture in 3dimensional stacked			
		integrated circuits for session based and session less testing			
		using hard system-on-chip.			
9.	Ms. Sujata Sinha	Optimization of Core-based SOC test Scheduling with power			
		constraint based on Particle Swarm Optimization Algorithm.			
10.	Ms. Bidnashree Brahma	Optimization of test architecture in 3D Stacked integrated			
		circuits.			
11.	Mr. Rajnish Kumar	Cycle Accurate Power Model and Genetic 3D dimensional			
		SOC test scheduling.			
12.	Mr. Dheeraj Kumar	Dynamic Thermal-Aware Test Scheduling Based on On-Chip			
	Puskar	temperature sensors.			
13.	Ms. Sukriti Poddar	Power Aware System on Chip Test Schedule Optimization			
		Using Genetic Algorithm			

RESEARCH GRANT

Sl. No.	Title of the	Amount	Funding Agency	Remarks
	project	Sanctioned		
1	Study and design of Test access mechanism for core based three dimensional SOCs	1,41,900 (Approx.)	TEQIP-II	Completed

PARTICIPATIONS

1. Participated on 3Days Workshop on Emerging and Post CMOS Technologies (**June 16-18, 2014**) sponsored by TEQIP II, Department of Information Technology, IIEST, Shibpur.

2. Participated and presented a paper in 16th IEEE Workshop on RTL and High Level Testing (**2015**) organized by IIT, Mumbai.

3. Participated in 29th International Conference on VLSI Design (January 4-8, 2016).

Attended lecture on Digital Microfluidic Biochips: From Manipulating Droplets to Quantitative Gene Expression Analysis (11th August, 2016) organized by Department of Computer Science, Jadavpur University.
 Participated Winter school on optimization techniques organized by ACMU unit of ISI and IEEE CEDA

(December 15-20, 2016).

PUBLICATIONS

1. T. Kaibartta, Chandan Giri, Hafizur Rahaman, Debesh K. Das, Optimizing test time for core-based 3-D integrated circuits by genetic algorithm, *Quality Electronic Design (ASQED)*, 6th Asia Symposium, Aug 4-5, 2015, 112-117.

2. T. Kaibartta, Debesh K. Das, Testing of 3D IC with minimum power using genetic algorithm, *Design & Test Symposium(IDT)*, 10th International, **Dec. 14-16, 2015**, 62-67.

3. T. Kaibartta, Debesh K. Das, Power Aware 3-D IC testing with Minimum Power using Genetic Algorithm, *16th IEEE Workshop on RTL and High Level Testing*, **Nov. 25-26**, **2015**.

4. T. Kaibartta, Debesh K. Das, Optimization of Test Wrapper for TSV based 3D SoC using Heuristic Approach, *9th IEEE International Workshop on Reliability Aware System Design and Test (RASDAT 2018)*, **Jan. 11, 2018**.

5. T. Kaibartta, Debesh K. Das, Optimization of Test Wrapper length for TSV based 3D SOCs using a heuristic approach, *VDAT*, **June 28- 30, 2018.**

6. T. Kaibartta, Debesh K. Das, Journal, An Approach of Genetic Algorithm for Power Aware Testing of 3D IC, IET Computers & Digital Techniques(in minor revision).

7. T. Kaibartta, G. P. Biswas, Sashank Shrivastava, Design of Hybrid Fault Simulator using Genetic Algorithm Based TPG, 2018, VLSID (Communicated).

FUTURE RESEARCH PLAN

Research Interest: Microfluidic Biochip, Cellular Automata, 3D IC.

TECHNICAL EXPERIENCE

- 1. Languages C, C++, HTML, JAVA, ASP, Verilog, MATLAB, LISP, Prolog.
- 2. IDE tools Eclipse, Netbeans, MySQL, SQL Serve, GNU for Artificial Intelligence.
- 3. IBM tool RSA, optimization tool CPLEX, LINGO.
- 4. Proficient in Latex, Microsoft Word, Microsoft Excel, Microsoft Power Point.

REFERENCES

Prof. Debesh K. Das Department of Computer Science and Engg. Jadavpur University Email ID: debeshd@hotmail.com, debeshkdas@gmail.com Mobile No.:9903888840 Prof. G. P. Biswas Department of Computer Science and Engg IIT(ISM) Dhanbad Email ID: <u>gpbiswas@</u>gmail.com Phone No.: (0326)2235454 (Office) Mobile No.:9431124198